Adaptive Video Cable Equalizer (SOIC)

Features

- Adaptive Cable Equalization
- SMPTE 259M Compliant
- Supports DVB-ASI at 270 Mbps
- Multi-standard operation from 143 Mbps to 360 Mbps
- Cable Length Indicator for SD-SDI data rates
- Maximum Cable Length Adjustment for SD-SDI data rates
- Carrier detect and Mute functionality for SD-SDI data rates
- Equalizer Bypass Mode
- Seamless connection with HOTLink II™ Family, HOTLink (R)™ Receiver
- Equalizes up to 350m of Belden 1694A coaxial cable at 270 Mbps
- Low Power 160 mW @ 3.3V
- Single 3.3V supply
- 16-pin SOIC
- 0.18-μm CMOS technology
- Pb-free and RoHS compliant
- Pin-compatible to existing equalizer devices

Functional Description

The CYV270M0101EQ is an adaptive video cable equalizer designed to equalize and restore signals received over 75Ω coaxial cable. The equalizer is designed to meet SMPTE 259M data rates and is optimized for performance at 270 Mbps. The CYV270M0101EQ is optimized to equalize up to 350m of Belden 1694A coaxial cable at 270 Mbps. The CYV270M0101EQ connects seamlessly to the HOTLink II family of transceiver devices and HOTLink(R) receiver devices.

The CYV270M0101EQ has DC restoration for compensation of the DC content of the SMPTE pathological patterns. A cable length indicator (CLI) provides an indication of the cable length being equalized at SD-SDI data rates. The Maximum cable length adjust (MCLADJ) sets the approximate maximum cable length to be equalized. The CYV270M0101EQ's differential serial outputs (SDO, $\overline{SDO}$) mute, when the approximate cable length set by MCLADJ is reached. $\overline{CD}$/MUTE is a bidirectional pin that provides an indication of the signal being present at the equalizer inputs. It also controls muting the outputs of the equalizer.

Power consumption is typically 160 mW at 3.3V.

Equalizer System Connection Diagram

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document #: 001-06830 Rev. *A
Revised January 8, 2007

[+] Feedback

Equalizer Block Diagram

CYV270M0101EQ Adaptive Video Cable Equalizer Block Diagram

CLI

MCLADJ → Cable Length Analog Indicator and Mute Threshold Block → Carrier Detect and Mute Control Block ↔ $\overline{CD}$ / MUTE

DC Restore

BYPASS

SDI, $\overline{SDI}$ → Equalizer → Differential Output → SDO, $\overline{SDO}$

Pin Configuration (Top View)

16-PIN SOIC Top View

CYV270M0101EQ

Left	Pin		Pin	Right
CLI	1		16	$\overline{CD}$/MUTE
VCC	2		15	VCC
GND	3		14	GND
SDI	4		13	SDO
$\overline{SDI}$	5		12	$\overline{SDO}$
GND	6		11	GND
AGC+	7		10	MCLADJ
AGC-	8		9	BYPASS

Pin Descriptions

CYV270M0101EQ Single Channel Cable Equalizer

Name	I/O Characteristics	Signal Description
Control Signals		
CLI	Analog Output	**Cable Length Indicator:** CLI provides an analog voltage proportional to the cable length being equalized.
$\overline{\text{CD}}$/MUTE	LVTTL I/O	**Carrier Detect/Mute Indicator:** **Output:** When the incoming data stream is present, the $\overline{\text{CD}}$/MUTE outputs a voltage less than 0.8V. When the incoming data stream is not present, the $\overline{\text{CD}}$/MUTE outputs a voltage greater than 2.9V. **Input:** When the $\overline{\text{CD}}$/MUTE pin is tied to ground, the equalizer's differential serial outputs are not muted and the MCLADJ setting is overwritten. When the $\overline{\text{CD}}$/MUTE pin is tied to V_{CC}, the equalizer's differential serial outputs are muted and the MCLADJ setting is overwritten.
MCLADJ	Analog Input	**Maximum Cable Length Adjust:** The maximum cable length to be equalized is set by the voltage applied to the MCLADJ input. When the maximum cable length set by MCLADJ is reached, the differential output is muted.
BYPASS	LVTTL Input	**Equalizer Bypass:** When BYPASS is tied to V_{CC}, the signal presented at the equalizer's differential serial inputs (SDI, $\overline{\text{SDI}}$) is routed to the equalizer's differential serial outputs (SDO, $\overline{\text{SDO}}$) without performing equalization. When BYPASS is tied to GND, the incoming video data stream is equalized and presented at the equalizer's serial differential outputs (SDO, $\overline{\text{SDO}}$). In equalizer bypass mode, $\overline{\text{CD}}$/MUTE is not functional.
AGC±	Analog	**Automatic Gain Control:** A capacitor of 1 µF should be placed between the AGC± pins.
SDO, $\overline{\text{SDO}}$	Differential Output	**Differential Serial Outputs:** The equalized serial video data stream is presented at the SDO/$\overline{\text{SDO}}$ differential serial CML output.
SDI, $\overline{\text{SDI}}$	Differential Input	**Differential Serial Inputs:** SDI/$\overline{\text{SDI}}$ can accept either a single ended or differential serial video data stream over 75Ω coaxial cable.
Power		
VCC	Power	+3.3V Power.
GND	Gnd	Connect to Ground.

Equalizer Operation

The CYV270M0101EQ is an adaptive video cable equalizer designed to equalize standard definition (SD) serial digital interface (SDI) video data streams. The CYV270M0101EQ equalizer is optimized to equalize up to 350m of Belden 1694A cable at 270 Mbps. The CYV270M0101EQ equalizer contains one power supply and typically consumes 160 mW power at 3.3V. The adaptive equalizer is designed to meet the SMPTE 259M and DVB-ASI video standards. The equalizer meets all pathological requirements for SMPTE 259M as defined by RP178. The CYV270M0101EQ Video Cable Equalizer is auto-adaptive from 143 Mbps to 360 Mbps.

The CYV270M0101EQ equalizer has variable gain and multiple equalization stages that reverse the effects of the cable. This equalization is achieved by separate regulation of the lower and higher frequency components in the signal to give a clean eye. The CYV270M0101EQ has DC restoration for compensating the DC content of the SMPTE pathological patterns.

SDI, $\overline{\text{SDI}}$

The CYV270M0101EQ accepts single-ended or differential serial video data streams over 75Ω coaxial cable. It is recommended to AC-couple the SDI, $\overline{\text{SDI}}$ inputs as they are internally biased to 1.2V.

SDO, $\overline{SDO}$

The CYV270M0101EQ has differential serial output interface drivers that use current mode logic [CML] drivers to provide source matching for the transmission line. These outputs can be either AC coupled or DC coupled to the HOTLink II SerDes device.

CLI

Cable Length Indicator (CLI) is an analog output that gives an output voltage proportional to the cable length being equalized. CLI gives an approximation of the length of cable at the differential serial inputs (SDI, $\overline{SDI}$). CLI works at standard definition (SD) data rates. The graph in *Figure 2* illustrates the CLI output voltage at various Belden 1694A cable lengths. With an increase in cable length, CLI output voltage decreases.

MCLADJ

Maximum Cable Length Adjust (MCLADJ) sets the approximate maximum amount of cable to be equalized. When the maximum cable length set by MCLADJ is reached, the outputs are muted.

If the MCLADJ voltage is greater than the CLI output voltage, the equalizer serial differential outputs (SDO, $\overline{SDO}$) are muted. If the MCLADJ voltage is less than CLI voltage, then the equalizer's differential serial outputs (SDO, $\overline{SDO}$) are not muted and the incoming data stream is equalized. The graph in *Figure 1* illustrates the voltage needed at MCLADJ input, to equalize various Belden 1694A cable lengths for SD data rates. The MCLADJ pin can be left unconnected in applications that do not require muting of the outputs.

$\overline{CD}$/MUTE

Carrier Detect/MUTE ($\overline{CD}$/MUTE) is a bidirectional pin that provides an indication of the signal being present at the equalizer's input, or it controls the muting of the equalizer's output.

If $\overline{CD}$/MUTE is used as an output, and the incoming data stream is not present, the voltage at the $\overline{CD}$/MUTE output will be greater than 2.9V. If $\overline{CD}$/MUTE is used as an output, and the incoming data stream is present, then the voltage at the $\overline{CD}$/MUTE output will be less than 0.8V.

If $\overline{CD}$/MUTE is used as an input, and tied to ground, the equalizer serial outputs are not muted and the MCLADJ setting is overwritten. If the $\overline{CD}$/MUTE is used as an input and is tied to V_{CC}, then the equalizer serial outputs are muted and the MCLADJ setting is overwritten.

When an invalid signal or a signal transmitted with a launch amplitude of less than 500mV at SD data-rates is received, the equalizer's serial outputs are muted and the MCLADJ setting is overwritten.

BYPASS

The CYV270M0101EQ has a bypass mode that allows the user to bypass the equalizer's equalization and DC restoration functions. When the Bypass mode is tied to V_{CC}, the signal presented at the equalizer's differential serial inputs (SDI, $\overline{SDI}$) is routed to the equalizer's differential serial outputs (SDO, $\overline{SDO}$) without performing equalization.

When BYPASS is tied to GND, the incoming video data stream is equalized and presented at the equalizer's differential serial outputs (SDO, $\overline{SDO}$).

In equalizer bypass mode, $\overline{CD}$/MUTE is not functional.

AGC

A capacitor of 1 μF should be placed between the AGC± pins of the CYV270M0101EQ equalizer.

Maximum Ratings

Above which the useful life may be impaired. User guidelines only, not tested

Storage Temperature ....–65°C to +150°C

Ambient Temperature with
Power Applied...–55°C to +125°C

Supply Voltage to Ground Potential ....–0.5V to +3.8V

DC Voltage Applied to Outputs
in High-Z State ....–0.5V to V_{CC} + 0.5V

DC Input Voltage.....................................–0.5V to V_{CC}+0.5V

Electro Static Discharge (ESD) HBM ....> 2000 V
(per JEDEC EIA/JESD-A114A)

Latch-Up Current ....> 200 mA

Power-up Requirements

The CYV270M0101EQ contains one power supply. The voltage on any input or I/O pin cannot exceed the power pin during power-up.

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0°C to +70°C	+3.3V ±5%

DC Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage[1]	–	3.135	3.3	3.465	V
P_D	Power Consumption[2]	–	125	160	190	mW
I_S	Supply Current[1]	–	38	48	58	mA
V_{CMOUT}	Output Common Mode Voltage[1]	Load = 50Ω	–	$V_{CC} - \Delta V_{SDO}/2$	–	V
V_{CMIN}	Input Common Mode Voltage[1] [Bypass = High]	–	1	1.24	1.4	V
	Input Common Mode Voltage[1] [Bypass = Low]	–	0	1.24	2.9	V
–	CLI DC Voltage (0m)[1]	–	2.3	2.65	2.95	V
–	CLI DC Voltage (no signal)[1]	–	1.5	1.9	2.3	V
–	Floating MCLADJ DC Voltage[1]	–	1.1	1.3	1.6	V
–	MCLADJ Range[3]	–	0.4	0.72	1.02	V
$V_{\overline{CD}/MUTE(OH)}$	CD/MUTE Output Voltage[1]	Carrier Not Present	2.9	–	–	V
$V_{\overline{CD}/MUTE(OL)}$		Carrier Present	–	–	0.8	V
$V_{\overline{CD}/MUTE}$	CD/MUTE Input Voltage Required to Force Outputs to Mute[1]	Min. to Mute	2.5	–	–	V
$V_{\overline{CD}/MUTE}$	CD/MUTE Input Voltage Required to Force Active[1]	Max. to Activate	–	–	1	V

Notes
1. Production test.
2. Calculated results from production test.
3. Not tested. Based on characterization.

[+] Feedback

AC Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
–	Serial Input Data Rate[1]	–	143	–	360	Mbps
V_{SDI}	Input Voltage Swing	Single ended, at the transmitter, SD data rate	500[5]	800[1]	1200	mV
ΔV_{SDO}	Output Voltage Swing[1]	Differential$_{p-p}$, 50Ω load	500	700	950	mV
–	Maximum Equalized Cable Length[1]	270 Mbps, Belden 1694A, 800 mV transmit amplitude, equalizer pathological pattern, 0.2 UI equalizer output jitter	–	350	–	m
–	Output Rise/Fall Time[3, 4]	20% - 80%	80	120	270	ps
–	Mismatch in Rise/Fall time[3, 4]	–	–	–	30	ps
–	Duty cycle distortion[3, 4]	SD Color Bar Pattern	–	0.03	–	UI
–	Overshoot[3, 4]	–	–	–	10	%
–	Input Return Loss[3, 4]	–	15	–	–	dB
–	Input Resistance[3]	Single ended	–	2.5	–	kΩ
–	Input Capacitance[3]	Single ended	–	1	–	pF
–	Output Resistance[3]	Single ended	–	50	–	Ω

Notes
4. Not tested. Guaranteed by design simulations.
5. Based on characterization across temperature and voltage with 350m of Belden 1694A cable, transmitting SMPTE Equalizer Pathological Test Pattern.

Typical Performance Graphs

(Unless Otherwise mentioned, V_{CC} = 3.3V, T_A = 25°C)

**Figure 1. MCLADJ Input Voltage vs. Belden 1694A Cable Length at SD-SDI Data Rate**

Figure 2. CLI Output Voltage vs. Belden 1694A Cable Length at SD-SDI Data Rate

[+] Feedback

Typical Application Circuit

**Figure 3. Interfacing CYV270M0101EQ to the HOTLink II SerDes**

Ordering Information

Ordering Code	Package Name	Package Type	Operating Range
CYV270M0101EQ-SXC	SZ16.15	Pb-Free16-lead 150-mil SOIC	0 to 70°C

Package Dimensions

Figure 4. 16-Lead (150-Mil) SOIC S16.15

PIN 1 ID

8   1

0.150[3.810]
0.157[3.987]

0.230[5.842]
0.244[6.197]

9   16

DIMENSIONS IN INCHES[MM] MIN.
                                    MAX.

REFERENCE JEDEC MS-012

PACKAGE WEIGHT 0.15gms

PART #	
S16.15	STANDARD PKG.
SZ16.15	LEAD FREE PKG.

0.386[9.804]
0.393[9.982]

SEATING PLANE

0.010[0.254]
0.016[0.406]   X 45°

0.061[1.549]
0.068[1.727]

0.004[0.102]

0.050[1.270]
BSC

0.0138[0.350]
0.0192[0.487]

0.004[0.102]
0.0098[0.249]

0°~8°

0.016[0.406]
0.035[0.889]

0.0075[0.190]
0.0098[0.249]

51-85068-*B

HOTLink II is a trademark of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.

[+] Feedback

Document History Page

Document Title: CYV270M0101EQ Adaptive Video Cable Equalizer (SOIC)				
Document Number: 001-06830				
REV.	**ECN NO.**	**ISSUE DATE**	**ORIG. OF CHANGE**	**DESCRIPTION OF CHANGE**
**	427547	SEE ECN	BCD	New Preliminary Data Sheet
*A	663916	SEE ECN	FRE	Updated AC and DC Parameters. Changed Data Sheet status from preliminary to final

[+] Feedback